What is claimed is:

SUB A1

1. A method of photoresist processing comprising:

providing a substrate over which is formed composite layers of insulation comprising a first layer of dielectric separated from a second layer of dielectric by an intermediate etch stop layer of dielectric;

forming a top dielectric layer over said composite layers of dielectric;

forming a first photoresist layer over said composite layers of dielectric insulation and top insulating layer;

patterning a via hole pattern in said first photoresist layer by exposing to I-line 365nm radiation and developing;

forming a second photoresist layer over via patterned said first photoresist layer;

patterning a trench line pattern in second photoresist layer by exposing to deep-UV 248nm radiation and developing;

etching top and second layer of dielectric underlying first layer of photoresist using the via hole pattern layer;

etching said intermediate layer of dielectric under said second layer of dielectric using the first layer of photoresist as a mask;

etching said composite layer of insulation transferring said trench line pattern into said first layer of photoresist and into said second layer of dielectric and transferring said via hole pattern into said intermediate layer of dielectric and into said first layer of dielectric;

removing said layers of photoresist and filling the trench line and via hole openings with metal.

2. The method of claim 1, wherein said substrate is semiconductor single crystal silicon or an IC module.

3. The method of claim 1, wherein said composite layers of insulation are low dielectric constant dielectric material which are selected from the group consisting of $SiOF_x$, $SiOC_x$, $SiOH_x$, in a thickness from approximately 4000 to 1200 Angstroms for said first layer of dielectric and in a thickness from approximately 4000 to 8000 Angstroms for said second layer of dielectric.

4. The method of claim 1, wherein said intermediate etch stop layer of dielectric is selected from the group consisting of silicon nitride, Si_xN_y, in a thickness from approximately 200 to 500 Angstroms, and can used in tandem with another etch stop layer or without said etch stop layers.

5. The method of claim 1, wherein said top insulating layer is silicon oxynitride, SiON, in a thickness from approximately 300 to 1000 Angstroms.

6. The method of claim 1, wherein said first photoresist layer is positive type photoresist selected from the group consisting of I-line positive resists, in a thickness from approximately 6000 to 10000 Angstroms and is

selectively sensitive to and exposed to ultraviolet light I-line radiation of wavelength 365nm.

7. The method of claim 1, wherein said second photoresist layer is positive type photoresist selected from the group consisting of positive DUV, 248nm photoresist, in a thickness from approximately 5000 to 10000 Angstroms and is selectively sensitive to and exposed to ultraviolet light deep-UV radiation of wavelength 248nm.

8. The method of claim 1, wherein said etching is performed in a two-step etch , selective reactive ion etch, RIE, with the first step process chemistry, for etching SiON and SiN: CHF_3, C_2F_6, N_2 O_2 Ar, between 500 to 1200 Watts power, producing etch removal rates of between 1000 to 5000 Angstroms per minute, next applying: CO, C_4F_8, C_2F_6, Ar; the second step of etching to removing any SiN in the via: CF_4, Ar O_2, CH_3F, between from 200 to 300 Watts power, producing etch rates from 1000 to 2000 Angstroms per minute, thus both the trench and via openings are formed in a dual damascene process.

SUB A4

9. The method of claim 1, wherein the dual damascene trench/via is lined with a diffusion barrier, filled with conducting metal and whereby the excess metal is removed by chemical mechanical polish.

10. The method of claim 1, wherein multilevel conducting layers are fabricated by repeating the process steps described in the method of claim 1.

SUB A5 11. A method of dual damascene patterning by use of two-layered photoresist process, having different wavelength sensitivities for each layer, comprising:

providing a substrate over which is formed composite layers of insulation wherein said composite layers comprise a first layer of dielectric separated from a second layer of dielectric by an intermediate etch stop layer of dielectric and etch stop layer of dielectric below the first layer of dielectric;

forming a top dielectric layer over said composite layers of dielectric;

forming a first photoresist layer over said composite layers of dielectric insulation and said top dielectric layer;

patterning a via hole pattern in said first photoresist layer composed by exposing to I-line 365nm radiation and developing said first photoresist layer by using a via hole mask;

forming a second photoresist layer over said first photoresist layer;

patterning a trench line pattern in said second photoresist layer by exposing to deep-UV 248nm radiation and

developing said second photoresist layer by using a trench line mask;

etching, in two-step process, said second layer of dielectric underlying said first layer of photoresist using the via hole patterned layer of the first photoresist as a mask and transferring said via hole pattern into said second layer of dielectric;

etching said intermediate layer of dielectric under said second layer of dielectric using the first layer of photoresist as a mask and transferring said via hole pattern in said layer of photoresist into said intermediate layer of dielectric;

etching said composite layer of insulation transferring said trench line pattern into said first layer of photoresist and into said second layer of dielectric to form a trench line opening, and at the same time transferring said via hole pattern into said intermediate layer of dielectric and into said first layer of dielectric to form a via hole opening;

removing said layers of photoresist and any exposed insulating material in the trench line opening and via hole opening;

depositing metal into the trench line and via hole opening with subsequent removal of excess metal by chemical mechanical polishing back, to form inlaid conducting interconnects lines and contact vias, in a dual damascene process.

12. The method of claim 11, wherein said substrate is semiconductor single crystal silicon or an IC module.

SUB A6 13. The method of claim 11, wherein said composite layers of insulation are low dielectric constant dielectric material which are selected from the group consisting of $SiOF_x$, $SiOC_x$, $SiOH_x$, in a thickness from approximately 4000 to 1200 Angstroms for said first layer of dielectric and in a thickness from approximately 4000 to 8000 Angstroms for said second layer of dielectric.

14. The method of claim 11, wherein said intermediate etch stop layer of dielectric is selected from the group consisting of silicon nitride, Si_xN_y, in a thickness from approximately 200 to 500 Angstroms, and can used in tandem with another etch stop layer or without said etch stop layers.

15. The method of claim 11, wherein said top insulating layer is silicon oxynitride, SiON, in a thickness from approximately 300 to 1000 Angstroms.

SUB A7 16. The method of claim 11, wherein said first photoresist layer is positive type photoresist selected from the group consisting of I-line positive resists, in a thickness from approximately 6000 to 10000 Angstroms and is

selectively sensitive to and exposed to ultraviolet light I-line radiation of wavelength 365nm.

17. The method of claim 11, wherein said second photoresist layer is positive type photoresist selected from the group consisting of positive DUV, 248nm photoresist, in a thickness from approximately 5000 to 10000 Angstroms and is selectively sensitive to and exposed to ultraviolet light deep-UV radiation of wavelength 248nm.

18. The method of claim 11, wherein said etching is performed in a two-step etch , selective reactive ion etch, RIE, with the first step process chemistry, for etching SiON and SiN: CHF_3, C_2F_6, N_2 O_2 Ar, between 500 to 1200 Watts power, producing etch removal rates of between 1000 to 5000 Angstroms per minute, next applying: CO, C_4F_8, C_2F_6, Ar; the second step of etching to removing any SiN in the via: CF_4, Ar O_2, CH_3F, between from 200 to 300 Watts power, producing etch rates from 1000 to 2000 Angstroms per minute, thus both the trench and via openings are formed in a dual damascene process.

19. The method of claim 11, wherein the dual damascene trench/via is lined with a diffusion barrier, filled with conducting metal and whereby the excess metal is removed by chemical mechanical polish.

20. The method of claim 11, wherein multilevel conducting layers are fabricated by repeating the process steps described in the method of claim 11.

SUB A9

21. A method of dual damascene patterning by use of two-layered photoresist process, having different wavelength sensitivities for each layer, comprising:

providing a substrate over which is formed composite layers of insulation wherein said composite layers comprise a first layer of dielectric separated from a second layer of dielectric by an intermediate etch stop layer of dielectric and etch stop layer of dielectric below the first layer of dielectric;

forming a top dielectric layer over said composite layers of dielectric;

forming a first photoresist layer composed of polymer over said composite layers of dielectric insulation and said top dielectric layer;

patterning a via hole pattern in said first photoresist layer composed of polymer, positive type, by exposing to I-line 365nm radiation and developing said first photoresist layer by using a via hole mask;

forming a second photoresist layer composed of polymer over said first photoresist layer;

patterning a trench line pattern in said second photoresist layer composed of, polymer, positive type, by

exposing to deep-UV 248nm radiation and developing said second photoresist layer by using a trench line mask;

etching in the first of a two-step selective reactive ion etch process using the following gases, for step one: CHF_3, C_2F_6, N_2 O_2 Ar / CO, C_4F_8, C_2F_6, Ar, producing trench and via openings;

etching in the second of a two-step selective reactive ion etch process using the following gases, for step two: CF_4, Ar O_2, CH_3F, removing SiN for bottom of via opening;

etching said second layer of dielectric underlying the first layer of photoresist using the via hole patterned layer of the first photoresist as a mask and transferring said via hole pattern into said second layer of dielectric, by etch step one above ;

etching said intermediate layer of dielectric under said second layer of dielectric using the first layer of photoresist as a mask and transferring said via hole pattern in said layer of photoresist into said intermediate layer of dielectric, by etch step one above;

etching said composite layer of insulation transferring said trench line pattern into said first layer of photoresist and into said second layer of dielectric to form a trench line opening, and at the same time transferring said via hole pattern into said intermediate layer of dielectric and into said first layer of dielectric to form a via hole opening, by etch step one above;

removing said layers of photoresist and any exposed insulating material in the trench line opening and via hole opening by ashing and by etch step two above;

depositing metal into the trench line and via hole opening with subsequent removal of excess metal by chemical mechanical polishing back, to form inlaid conducting interconnects lines and contact vias, in a dual damascene process.

22. The method of claim 21, wherein said substrate is semiconductor single crystal silicon or an IC module.

SUB A10

23. The method of claim 21, wherein said composite layers of insulation are low dielectric constant dielectric material which are selected from the group consisting of $SiOF_x$, $SiOC_x$, $SiOH_x$, in a thickness from approximately 4000 to 1200 Angstroms for said first layer of dielectric and in a thickness from approximately 4000 to 8000 Angstroms for said second layer of dielectric.

24. The method of claim 21, wherein said intermediate etch stop layer of dielectric is selected from the group consisting of silicon nitride, Si_xN_y, in a thickness from approximately 200 to 500 Angstroms, and can used in tandem with another etch stop layer or without said etch stop layers.

25. The method of claim 21, wherein said top insulating layer is silicon oxynitride, SiON, in a thickness from approximately 300 to 1000 Angstroms.

SUB A11

26. The method of claim 21, wherein said first photoresist layer is positive type photoresist selected from the group consisting of I-line positive resists, in a thickness from approximately 6000 to 10000 Angstroms and is selectively sensitive to and exposed to ultraviolet light I-line radiation of wavelength 365nm.

27. The method of claim 21, wherein said second photoresist layer is positive type photoresist selected from the group consisting of positive DUV, 248nm photoresist, in a thickness from approximately 5000 to 10000 Angstroms and is selectively sensitive to and exposed to ultraviolet light deep-UV radiation of wavelength 248nm.

28. The method of claim 21, wherein said etching is performed in a two-step etch , selective reactive ion etch, RIE, with the first step process chemistry, for etching SiON and SiN: CHF_3, C_2F_6, N_2 O_2 Ar, between 500 to 1200 Watts power, producing etch removal rates of between 1000 to 5000 Angstroms per minute, next applying: CO, C_4F_8, C_2F_6, Ar; the second step of etching to removing any SiN in the via: CF_4, Ar O_2, CH_3F, between from 200 to 300 Watts power, producing etch rates from 1000 to 2000 Angstroms per minute, thus both

the trench and via openings are formed in a dual damascene process.

29. The method of claim 21, wherein the dual damascene trench/via is lined with a diffusion barrier, filled with conducting metal and whereby the excess metal is removed by chemical mechanical polish.

30. The method of claim 21, wherein multilevel conducting layers are fabricated by repeating the process steps described in the method of claim 21.